An Improved Design of Area Efficient Two Bit Comparator
نویسندگان
چکیده
In present era, development of digital circuits, signal processors and other integrated circuits, magnitude comparators are challenged by large area and more power consumption. Comparator is most basic circuit that performs comparison. This paper presents a technique to design a two bit comparator which consumes less area and power. DSCH and MICROWIND version 3 are used to design the schematic and design the layout of the schematic, observe the performance parameters at different nanometer technologies respectively. Keywords—Chip design, consumed power, layout area, two bit comparator.
منابع مشابه
Design of a reversible single precision floating point subtractor
In recent years, Reversible logic has emerged as a major area of research due to its ability to reduce the power dissipation which is the main requirement in the low power digital circuit design. It has wide applications like low power CMOS design, Nano-technology, Digital signal processing, Communication, DNA computing and Optical computing. Floating-point operations are needed very frequently...
متن کاملComparator Design Analysis using Efficient Low Power Full Adder
In today’s electronic industry, low power has emerged as principle theme. This reduction in power consumption and also in form of area, it makes the devices more reliable and efficient. So, CMOS technology has been developed which become best known for low power consumption and miniaturization in chip sizes. In a large-scale digital systems design, Comparator is a eminent to be the useful unit ...
متن کاملPerformance Analysis Of Mono-bit Digital Instantaneous Frequency Measurement (Difm) Device
Instantaneous Frequency Measurement (IFM) devices are the essential parts of anyESM, ELINT, and RWR receiver. Analog IFMs have been used for several decades. However, thesedevices are bulky, complex and expensive. Nowadays, there is a great interest in developing a wideband, high dynamic range, and accurate Digital IFMs. One Digital IFM that has suitably reached allthese requirements is mono-bi...
متن کاملWire Crossing Constrained QCA Circuit Design using Bilayer Logic Decomposition
Quantum-dot Cellular Automata (QCA) seek potential benefits over CMOS devices such as low power consumption, small dimensions, and high speed operation. Two prominent QCA concerns of wire crossing complexity and circuit robustness are addressed by developing a three-step Bilayer Logic Decomposition (BLD) methodology to design QCA-based logic circuits. The partitioning of QCA computing operation...
متن کاملHybridized Power Efficient 32 bit Comparator using Less Transistor Count
Comparators are basic design element in digital VLSI design, digital signal processors (DSP) and data processing application-specific integrated circuits (ASIC).This paper comprises of design of 32bit comparator. The above said designs are prepared by combining two different design approaches: Gate Diffusion Input (GDI) and PTL .The two mentioned design approaches are designed in a way to endow...
متن کامل